

11/12/97

JC514053

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

PATENT APPLICATION TRANSMITTAL LETTER

ATTORNEY DOCKET NUMBER:
2338/46601Assistant Commissioner for Patents
Washington D.C. 20231

Transmitted herewith for filing is the patent application of

Inventor(s): Konstantinos E. Spartiotis, Jaakko Salonen

For: Bump-Bonded Semiconductor Imaging Device

Enclosed are:

- 15 sheets of specification, 5 sheet(s) of claims, and 1 sheet of abstract.
- 3 sheet(s) of drawings.
- Small Entity Declaration.
- Information Disclosure Statement and PTO-1449 with 8 References.

The filing fee has been calculated as shown below:

	NUMBER FILED	NUMBER EXTRA*	RATE (\$)	FEE (\$)
BASIC FEE			790.00	790.00
TOTAL CLAIMS	31 =	0	22.00	242.00
INDEPENDENT CLAIMS	3 =	0	82.00	0.00
MULTIPLE DEPENDENT CLAIM PRESENT				.00
FEE FOR RECORDATION OF ASSIGNMENT			40.00	0.00
Number extra must be zero or larger			TOTAL	1032.00
If applicant is a small entity under 37 C.F.R. §§ 1.9 and 1.27, then divide total fee by 2, and enter amount here.			SMALL ENTITY TOTAL	516.00

5. Please charge the required fee of \$516.00 to the deposit account of **Kenyon & Kenyon**, deposit account number 11-0600. A duplicate copy of this sheet is enclosed.

6. The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to the deposit account of **Kenyon & Kenyon**, deposit account number 11-0600.

- Any additional filing fees required under 37 C.F.R. § 1.16.
- Any patent application processing fees under 37 C.F.R. § 1.17.

Dated: November 12, 1997

KENYON & KENYON
1025 Connecticut Avenue, NW
Suite 600
Washington, DC 20036
Phone: (202) 429-1776
Fax: (202) 429-0796

DC1-146432


 Robert A. Auchter (No. 38,069)

BUMP-BONDED SEMICONDUCTOR IMAGING DEVICE

Field of the Invention

5 The invention relates to an imaging device comprising a detector substrate including a plurality of detector cells bump-bonded to a readout substrate including a corresponding plurality of readout cells and to a method of manufacturing such an imaging device.

19

Background of the Invention

Examples of semiconductors used for imaging devices are: CdZnTe, Si, CdTe, HgI₂, InSb, GaAs, Ge, TiBr, PbI₂.

15 A detector substrate may comprise a plurality of detector cells (e.g., pixel cells) defined by metal contacts on one side of the detector. The readout substrate can comprise a corresponding plurality of readout circuits or charge coupled device (CCD) cells. The
20 readout substrate can be bump-bonded to the detector substrate with individual pixel cells being connected to corresponding readout circuits or CCD cells by respective conductive bumps.

Imaging devices of this type can be used for medical

applications involving the exposure of a patient to ionizing radiation. Such applications require high radiation absorption characteristics for the detector substrate of the imaging device. Such high radiation absorption characteristics can be provided by materials using high Z element such as CdZnTe or CdTe.

Furthermore, various medical applications require high spatial resolution. For example, mammography requires the ability to observe microcalcifications which can be under 100 microns or even under 50 microns in size. The stringent requirements imposed on imaging devices require the use of small resolution elements (pixel cells), with a large arrays of such cells being needed to generate an image of a useful size.

15 An important step in the fabrication of such imaging devices is the bonding of the semiconductor substrate to the readout substrate, or more precisely, the bonding of detector cells to corresponding readout cells in a one-to-one correspondence.

20 A semiconductor pixel imaging device is disclosed in commonly assigned and copending U.S. Patent Application Serial No. 08/454,789, the entirety of which is incorporated by reference herein. As mentioned in the previous paragraph, a significant aspect of this 25 technology is the bonding of the semiconductor substrate to the readout substrate.

Typically, prior art hybrid imaging devices such as those described in U.S. Patent No. 5,245,191, EP-A-0 571, 135, and EP-A-0 577 187 employ indium bumps for bump-30 bonding a detector substrate to a readout substrate.

Indium bumps are grown on the detector metal contacts

SEARCHED OCT 1980

(defining the cells) and on the readout cells using evaporation. Subsequently, the two different parts are brought together, aligned, and the corresponding bumps are merged. This is also termed flip-chip joining. This cold
5 welding technique is achieved by heating the substrates at 70-120°C and applying mechanical pressure. For detectors comprising heat sensitive materials such as cadmium zinc telluride (CdZnTe) and cadmium telluride (CdTe) the use of indium bumps is advantageous in that the process can be
10 carried out at a low temperature. The temperatures needed for indium bump-bonding, typically 70-120°C, fall within an acceptable range for materials such as CdZnTe and CdTe.

However, during the development of imaging devices using indium bump-bonding, non-uniform detector response
15 has been observed near the detector edges. A plausible explanation is that indium is escaping to the detector edges thus creating undesirable contact between edge metal contacts (edge pixels) and the detector edge.

The present invention seeks to mitigate the problems
20 of the prior art.

Summary of the Invention

In accordance with a first aspect of the invention,
25 there is provided an imaging device for imaging radiation, the imaging device comprising a semiconductor substrate including an array of detector cells which generate charge in response to incident radiation and a corresponding readout semiconductor substrate including an array of
30 readout cells, said readout cells being connected to corresponding detector cells by means of low temperature

2338/46601

solder bumps comprised of lead-tin based solder with a melting point below that of eutectic lead-tin solder (183° C).

An imaging device according to the invention provides 5 improved accuracy and uniformity as a result of the bonding process employed. In particular, the method is self-aligning in that, during heating of the structure, surface tension of the melting bump forces the detector and readout substrates to align with one another.

10 Although the use of solder for joining circuits together is well known in the electronics arts, the normal type of solder, the eutectic form of which is formed from 60 percent tin (Sn) and 40 percent lead (Pb) by weight, requires the use of temperatures of 183°C or more. Such 15 temperatures, even if applied for only a short time, damage sensitive detector substrates made of materials such as CdZnTe and CdTe.

Surprisingly, through the use of low temperature solder in accordance with the invention, the disadvantages 20 of indium bump bonding can be avoided without causing damage to the detector substrate, even if it is made of CdZnTe or CdTe, which would be the case were conventional solder to be used.

Moreover, the use of low temperature solder avoids 25 the need to form bumps on both the detector and readout substrates, which provides for economies of manufacture as well as improved performance and reliability. This avoids a further disadvantage of the prior art, which requires the application of indium bumps to both substrates.

30 Preferably the solder bumps comprise solder having a melting point under 180°C, more preferably below 120°C, and

2338/46601

yet more preferably below 100°C. Preferably, the solder comprises an alloy of bismuth (Bi), lead (Pb) and tin (Sn).

A preferred alloy which gives a low melting point of 5 the order of 90°C comprises approximately 52 weight percent of Bi, approximately 32 weight percent of Pb and approximately 16 weight percent Sn.

As mentioned above, preferred embodiments employ a detector substrate of CdZnTe or CdTe because of the high 10 energy radiation absorption characteristics of those materials. However, it will be appreciated that the invention could be used with other detector substrate materials, even if they are not as temperature sensitive as CdZnTe or CdTe. The readout chip can, for example, be 15 a CMOS chip.

The invention also provides an imaging system comprising at least one imaging device as described above.

An imaging device as described above finds particular application for medical diagnosis and/or for non- 20 destructive testing.

In accordance with another aspect of the invention, there is provided a method of manufacturing an imaging device having an array of image cells for imaging radiation, the imaging device comprising a detector 25 semiconductor substrate including an array of detector cells for generating charge in response to incident radiation and a readout semiconductor substrate including an array of corresponding readout cells, the method comprising steps of: applying low temperature solder 30 bumps to one of the substrates at positions corresponding to the image cells; aligning respective readout and

detector cells to each other; and connecting the detector and readout cells by the application of heat to the low temperature solder bumps, low temperature solder preferably being a lead-tin based solder with a melting point below that of eutectic lead-tin solder.

Preferably the solder bumps are applied to the readout systems only, but they may alternatively or additionally be applied to the detector substrate.

Preferably, to assist in obtaining an accurate alloy composition for the low temperature solder, and thereby to ensure an accurate melting temperature for the low temperature solder, the step of applying low temperature solder bumps comprises applying constituent elements of the low temperature solder in required proportions at positions for the solder bumps and then applying heat to reflow the constituent elements to form the solder bumps.

Brief Description of the Drawings

20 Exemplary embodiments of the invention will be described hereinafter, with reference to the accompanying drawings in which:

Figure 1 is a schematic overview of an imaging system for high energy radiation imaging.

25 Figure 2 is a schematic cross sectional diagram of an example of imaging device in accordance with the invention.

Figure 3 is a schematic diagram illustrating a method of manufacturing such an imaging device in accordance with 30 invention.

Detailed Description

Figure 1 is a schematic representation of an example of an imaging system 10 including an embodiment of an 5 imaging device in accordance with the invention.

This application relates to radiation imaging of an object 12 subjected to radiation 14. In one application of the disclosed invention, the radiation may, for example, be X-ray radiation and the object 12 may, for 10 example, be a part of a human body.

The imaging device 16 comprises a plurality of pixel cells 18. The imaging device directly detects high energy incident radiation (e.g., radiation having an energy level greater than 1 keV) such as X-rays, γ -rays, β -rays or α -rays. The imaging device is configured on two substrates, one with an array of pixel detectors 19 and one with an array of readout circuits 20, the substrates being mechanically connected to each other by low temperature solder bumps comprised of lead-tin based solder with a 15 melting point below that of eutectic lead-tin solder. 20

Control electronics 24 includes processing and control circuitry for controlling the operation of the imaging device, or an array of imaging devices. The control electronics 24 enables the readout circuits 20 25 associated with individual pixel cells 18 to be addressed (e.g., scanned) for reading out charge from the readout circuits 20 at the individual pixel cells 18. The charge readout is supplied to Analog to Digital Converters (ADCs) for digitization and Data Reduction Processors (DRPs) for 30 processing the digital signal.

The processing which is performed by the DRPs can

2338/46601-1

involve discriminating signals which do not satisfy certain conditions such as a minimum energy level. This is particularly useful when each readout signal corresponds to a single incident radiation event. If the 5 energy corresponding to the measured signal is less than that to be expected for the radiation used, it can be concluded that the reduced charge value stored results from scattering effects. In such a case, the measurement can be discarded with a resulting improvement in image 10 resolution.

The control electronics 24 is further interfaced via a path represented schematically by the arrow 26 to an image processor 28. The image processor 28 includes data storage in which it stores digital values representative 15 of the charge values read from each pixel cell along with the position of the pixel cell 18 concerned. The image processor 28 builds up an image for display. It then reads the values stored for the selected pixel positions to cause a representation of the data to be displayed on 20 a display 52 via a path represented schematically by the arrow 50. The data can, of course, be printed rather than, or in addition to being displayed and can be subjected to further processing operations. Input devices 56, for example, a keyboard and/or other typical computer 25 input devices, are provided for controlling the image processor 28 and the display 52 as represented by the arrows 54 and 58.

Figure 2 is a schematic cross section of part of an imaging device 16. In this example, the imaging device 16 30 comprises an image detector substrate 30 connected to an image circuit substrate 32 by means of solder bumps 34.

A pixel detector 19 of each pixel cell 18 is defined on the detector substrate 30 by a continuous electrode 36 which applies a biasing voltage and pixel location electrodes (contact pads) 38 to define a detection zone 5 for the pixel cell 18. Corresponding pixel circuits 20 on the image circuit substrate 32 are defined at locations corresponding to the electrodes 38 (i.e. to the pixel detectors 19). Electrodes (contact pads) 40 for the pixel circuits 20 are electrically connected to the 10 corresponding electrodes 38 by the solder bumps 34. In this manner, when charge is generated in a pixel detector 19 in response to incident radiation, this charge is passed via the solder bumps 34 to the corresponding pixel circuit 20.

15 Thus, each pixel cell 18 of the imaging device 16 is in effect defined on the substrate by electrodes (not shown) which apply a biasing voltage to define a detection zone (i.e., the pixel detector 19) for the pixel cell 18. Corresponding readout circuits on the readout substrate 20 can comprise, for example, active pixel circuits 20 as described in commonly assigned and copending U.S. Patent Application Serial No. 08/454,789, the entirety of which is incorporated by reference herein. The pixel detectors 19 are formed with a detection zone such that, when a 25 photon is photo-absorbed in the semiconductor substrate 16 at a pixel cell 18 creating an electric charge or when a charged radiation ionizes the detection zone of the semiconductor substrate 16 at a pixel cell 18, an electric pulse flows from the semiconductor 16 at a pixel cell 18, 30 an electric pulse flows from the semi-conductor detection zone to the readout circuit 20 for that pixel cell 18

6507389680

through the solder bump 34 for that pixel cell.

In order to provide efficient charge absorption for X-rays and other high energy radiation typically having energies in excess of 1 keV, the use of high absorption 5 semiconductor materials for the detector substrate is desirable, for example, CdZnTe or CdTe. In this case, low temperature processes used during manufacture avoid damaging the temperature sensitive substrate.

Thus, through the use of low temperature soldering 10 (under 180°) sensitive materials such as CdZnTe or CdTe can be used without impairing the characteristics of the detector substrate.

An example of an imaging device in accordance with the invention, therefore comprises a semiconductor 15 substrate and a readout substrate, the substrates comprising detecting and readout cells respectively, each detecting cell being connected to a corresponding (one-to-one correspondence) readout cell with low temperature solder bumps.

20 By way of example, monolithic detectors of dimensions 12.2 x 4.2 mm² (41,000 pixels of 35 microns size) and 18.9x9.6 mm² (130,000 pixels of 35 microns size) connected to a CMOS chip via low temperature solder bumps may be constructed. However, the actual size of the pixel circuit 25 and the pixel detector will depend on the application for which the imaging device is intended, and the circuit technology used.

Such an imaging device will then exhibit the necessary uniform performance over a large number of 30 bonded cells thus meeting the criteria (high absorption efficiency, high spatial resolution) for use in medical

2338/46601-00000000

diagnosis, for example mammography, dental imaging, chest X-rays, conventional X-rays, fluoroscopy, computerized tomography, nuclear medicine and non-destructive testing.

Low temperature solder bumps may be as small as 5 microns in diameter but may be larger. A soldering material with low melting point will be a suitable low temperature solder. A low temperature solder is a solder which can be melted at a temperature which will mitigate or prevent damage or deterioration of a temperature sensitive detector substrate such as CdZnTe or CdTe. A low temperature solder has a melting point of preferably less than 180°C, more preferably less than 120°C and yet more preferably less than 100°C.

One example of such a low temperature solder material is a ternary bismuth-lead-tin (BiPbSn) alloy. The melting point of a eutectic (52wt% Bi, 32wt% Pb, 16 wt% Sn) alloy is, for example, under 100° at about 90°C. The percentages of the composition are each approximate. The alloy may be made solely of the three elements mentioned in approximately the proportions indicated to a total of 100wt%. However, the alloy composition may be varied to optimize wetting, melting point and/or thermal expansion on solidification. For example, the proportions of the component elements may be varied and/or other component elements may be chosen for addition to or substitution for the elements mentioned.

Figure 3 is a schematic representation of a method of manufacturing an imaging device as described above. Figure 3A represents a step of providing a readout substrate 32 with an array of contact pads 40 for connections to corresponding contact pads 38 on a detector

2025 RELEASE UNDER E.O. 14176

substrate 30 (Figure 3C).

Figure 3A represents the provision of solder bumps 34 on the contact pads 40. The solder bumps can be formed, for example, by vacuum evaporation or electroplating for 5 depositing the metal alloy solder material on respective contact pads. A metal or photoresist mask may be used. To attain an accurate alloy composition, each constituent metal may be deposited separately but then, prior to joining, the structure is subjected to a process step in 10 which the bumps are reflowed, (subjected to a temperature higher than the alloy's melting point) thus homogenizing the bump composition at each contact pad position. It is not necessary to exceed significantly the melting point of the alloy, in order to reflow the layered "sandwich" 15 structure.

In a preferred embodiment of the invention, the bump is deposited on the readout chip side only as shown in Figure 3B so as to spare the detector from any harmful deposition and for economy of tasks (avoiding growing 20 bumps on the detector substrate).

Alternatively, task economy could also be achieved by depositing the solder bumps 34 on the detector substrate 30 (Figure 3C) instead, although this would increase the risk of possible damage to the detector substrate.

25 As a further alternative, bumps can be grown on both the readout substrate 32 and on the detector substrate 30 if a suitable bump volume cannot be attained otherwise.

A solderable (solder wettable) pad can be formed underneath the solder bump. This pad can be deposited 30 prior to bump deposition using the same mask. It is not necessary to use the same technique for depositing both

the bump and the under-bump metallurgy. An additional advantage provided by low temperature solder is that it allows for thinner under-bump metallurgies, as well as providing the choice of using otherwise unusable metals,
5 as the rate at which the under-bump metallurgy dissolves into the bump is proportional to temperature.

Guard rings, also made of solder, and in addition to their electrical function, may be used around the pixel array hermetically to seal the pixel area solder joints
10 from external atmosphere. Dams and/or shields, for electrical and/or mechanical purposes, may also be constructed.

The bumps need not all be of the same size. A small number of relatively large bumps may be used to aid the
15 self-alignment of the main pixel array with a large number of relatively small bumps.

Once the solder bumps are formed, then the readout substrate 34 (Figure 3B) is flip-chip joined to the detector substrate (Figure 3C), as represented by the
20 arrow 50 with the controlled application of heat at a temperature and for a time sufficient to "soften" the solder bumps sufficiently to enable connection of the semiconductor substrates, but not sufficient to cause damage to the semiconductor substrates. Such heating can
25 take place over a period of time varying from, for example, a few seconds to several minutes. In this manner joining of the respective contact pads 38, 40 on the detector substrate 30 and the readout substrate 32, respectively, can be achieved.

30 Figure 3D represents one corner of the joined hybrids imaging device 16.

CONFIDENTIAL OCT 1986

Thus a semiconductor imaging device, for use in, for example, medical diagnosis and non-destructive testing, has been described. The semiconductor imaging device includes a radiation detector semiconductor substrate and 5 a readout substrate connected to the detector by means of low temperature solder bumps. A low temperature solder should have a melting point under about 180°C, preferably less than 150°C, more preferably less than 120°C and yet more preferably less than 100°C. Examples of such low 10 temperature solders are provided by bismuth-based alloys of lead and tin, for example the eutectic alloy, which is composed of approximately 52wt% Bi, approximately 32wt%Pb and approximately 16wt% Sn to 100wt% and has a melting point under 100°C.

15 An imaging device in accordance with the inventions disclosed herein can be used in applications such as medical diagnosis, for example for mammography, dental imaging, chest X-rays, fluoroscopy, computerized tomography, nuclear medicine and so on. An imaging device 20 in accordance with these inventions can also be used in applications such as non-destructive testing.

The foregoing is a detailed description of particular embodiments of the invention. The invention embraces all alternatives, modifications and variations that fall 25 within the letter and spirit of the claims, as well as all equivalents of the claimed subject matter. Although particular examples and combinations of materials, configurations and methods of manufacture for other embodiments of the invention have been described, other 30 examples, combinations, configurations and methods and other embodiments are possible within the spirit and scope

2338/46601-05

of the invention.

WHAT IS CLAIMED IS:

1 1. An imaging device for imaging radiation, said
2 imaging device comprising a semiconductor substrate
3 including an array of detector cells which generate charge
4 in response to incident radiation and a corresponding
5 readout semiconductor substrate including an array of
6 readout cells, said readout cells being connected to
7 corresponding detector cells by low temperature solder
8 bumps.

1 2. The imaging device of claim 1 wherein said
2 solder bumps comprise solder having a melting point under
3 180°C.

1 3. The imaging device of claim 1 wherein said
2 solder bumps comprise solder having a melting point under
3 120°C.

1 4. The imaging device of claim 1 wherein said
2 solder bumps comprise solder having a melting point under
3 100°C.

1 5. The imaging device of claim 1 wherein said
2 solder bumps comprise lead-tin based solder having a
3 melting point below that of eutectic lead-tin solder.

1 6. The imaging device of claim 1 wherein said
2 solder bumps comprise solder including Bi, Pb, and Sn.

1 7. The imaging device of claim 1 wherein said

2 solder bumps comprise solder comprised of approximately 52
3 percent Bi, approximately 32 percent Pb and approximately
4 16 percent Sn.

1 8. The imaging device of claim 1 wherein said
2 solder bumps comprise solder comprised of Bi and Pb and
3 between 1 and 65 percent Sn.

1 9. The imaging device of claim 1 wherein said
2 solder bumps comprise solder comprised of Bi and Sn and
3 between 1 and 75 percent Pb.

1 10. The imaging device of claim 1 wherein said
2 solder bumps comprise solder comprised of Pb and Sn and
3 between 1 and 75 percent Bi.

1 11. The imaging device of claim 1 wherein said
2 solder bumps comprise a solder alloy including at least
3 one of In, Cd, Ga, Zn, Ag or Au.

1 12. The imaging device of claim 1 wherein said
2 detector substrate comprises CdZnTe.

1 13. The imaging device of claim 1 wherein said
2 detector substrate comprises CdTe.

1 14. An imaging system comprising:
2 an imaging device for imaging radiation, said imaging
3 device comprising an array of detectors which
4 generate charge in response to incident
5 radiation and an array of readout devices

2025 RELEASE UNDER E.O. 14176

6 connected to corresponding elements of said
7 array of detectors by low temperature solder
8 bumps;
9 control electronics operably coupled to said imaging
10 device for controlling reading by said readout
11 devices and processing output from said readout
12 devices; and
13 an image processor responsive to processed output
14 from said control electronics for generating an
15 image therefrom.

1 15. The imaging system of claim 14 wherein each of
2 said detectors is a detector cell on a semiconductor
3 substrate.

1 16. The imaging system of claim 14 wherein each of
2 said readout devices is a readout cell on a next
3 semiconductor substrate.

1 17. The imaging system of claim 14 wherein said
2 control electronics comprise analog to digital converters.

1 18. The imaging system of claim 17 wherein said
2 control electronics further comprise data reduction
3 processors.

1 19. A method of manufacturing an imaging device
2 comprising a detector semiconductor substrate including an
3 array of detector cells for generating charge in response
4 to incident radiation and a readout semiconductor
5 substrate including an array of readout cells, one of said

6 detector cells and one of said readout cells forming an
7 image cell, said method comprising:

8 applying low temperature solder bumps to one of said
9 substrates at positions corresponding to said
10 image cells;

11 aligning respective readout and detector cells to
12 each other; and

13 connecting said detector and said readout cells by
14 the application of heat to said low temperature
15 solder bumps.

1 20. The method of claim 19 wherein said solder bumps
2 are applied to said readout substrate at positions
3 corresponding to said readout cells.

1 21. The method of claim 19 wherein said solder bumps
2 are applied to said readout substrate at positions
3 corresponding to said readout cells and to said detector
4 substrate at positions corresponding to said detector
5 cells.

1 22. The method of claim 19 wherein said solder bumps
2 comprise solder having a melting point under 180°C.

1 23. The method of claim 19 wherein said solder bumps
2 comprise solder having a melting point under 120°C.

1 24. The method of claim 19 wherein said solder bumps
2 comprise solder having a melting point under 100°C.

1 25. The method of claim 19 wherein said solder bumps

2017 RELEASE UNDER E.O. 14176

2 comprise a solder alloy of Bi, Pb, and Sn.

1 26. The method of claim 19 wherein said solder bumps
2 comprise a solder alloy of approximately 52 percent Bi,
3 approximately 32 percent Pb, and approximately 16 percent
4 Sn.

1 27. The method of claim 19 wherein said solder bumps
2 comprise solder comprised of Bi and Pb and between 1 and
3 65 percent Sn.

1 28. The method of claim 19 wherein said solder bumps
2 comprise solder comprised of Bi and Sn and between 1 and
3 75 percent Pb.

1 29. The method of claim 19 wherein said solder bumps
2 comprise solder comprised of Pb and Sn and between 1 and
3 75 percent Bi.


1 30. The method of claim 19 wherein said solder bumps
2 comprise a solder alloy including at least one of In, Cd,
3 Ga, Zn, Ag or Au.

1 31. The method of claim 19 wherein said solder is an
2 alloy having a plurality of constituent elements and said
3 step of applying low temperature solder bumps comprises:
4 applying constituent elements of said low temperature
5 solder in required proportions at positions for
6 said solder bumps; and
7 applying heat to reflow said constituent elements to
8 form said solder bumps.

262477-00759680

Abstract of the Invention

A semiconductor imaging device, for use, for example,
5 in medical diagnosis and non-destructive testing, includes
a radiation detector semiconductor substrate and a readout
substrate connected to the detector by means of low
temperature solder bumps. A low temperature solder is
preferably a lead-tin based solder having a melting point
10 below that of eutectic lead-tin solder. Preferred
embodiments of such low temperature solder include bismuth
based alloys such as, for example, the eutectic (52wt-%Bi,
32wt-%Pb, 16wt-%Sn) alloy which has a melting point under
100°C.



CARRIER FREQUENCY








FIG. 2

3/3



U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

VERIFIED STATEMENT CLAIMING SMALL ENTITY STATUS 37 C.F.R. §§ 1.9(e) and 1.27(b)-(4)		DOCKET NO.: 2338/46601	
SERIAL NO: Not Yet Assigned	FILING DATE: Herewith	EXAMINER: Not Yet Assigned	ART UNIT: Not Yet Assigned
TITLE: BUMP-BONDED SEMICONDUCTOR IMAGING DEVICE		INVENTOR(S): Konstantinos E. Spartiotis Jaakko Salonen	

Address to:
ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, DC 20231

I hereby declare that I am an official of the small business concern identified below:

SIMAGE OY
Tekniikantie 12
Esposo, Finland 02150


I hereby declare that the above-identified small business concern qualifies as a small business concern as defined in 37 C.F.R. § 121.3-18, and reproduced in 37 C.F.R. § 1.9(d), for purposes of paying reduced fees under Section 41(a) and (b) of Title 35 of the United States Code, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both.

I hereby declare that all rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention entitled "BUMP-BONDED SEMICONDUCTOR IMAGING DEVICE" by inventors Konstantinos E. Spartiotis and Jaakko Salonen, described in an application for Letters Patent of the United States of America filed herewith.

The rights held by the above-identified small business concern are exclusive.

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 C.F.R. § 1.28(b)).

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like, so made are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

Signer's Name: Kostas Spartiotis	Signature: 	Date: 11/11/97
Signer's Title: Managing Director /CEO		
Signer's Address: SIMAGE OY, Tekniikantie 12, Esposo, Finland 02150		